

ZF1

110-00301

ZLBL1

Label

ZHW1

ZHW2

ZHW3

ZHW4

ZHW5

ZHW6

ZHW7

ZHW8

Nylon Mounting Hardware (H1 - H4)

APPROVALS

DATE

PROJECT

ENG: K Braun

DSN: K Braun

CHK: n/a

REFERENCE DOCUMENTS

BOM: 250-00301

ASSY DWG: 120-00301

FAB DWG: 210-00301

PCB DWG: 110-00301-D

220-00301

1

00301

ALIF SEMICONDUCTOR

Alif Semiconductor
7901 Stoneridge Drive
Suite 300
Pleasanton, CA 94588 USA

TITLE

ENSEMBLE DEV KIT BOARD

SIZE B

CAGE CODE none


DWG NO. 220-00301

REV D


SCALE: none


FILE NAME 1-RevisionHistory.SchDoc

SHEET 1 OF 12







REVISION	DESCRIPTION	DATE	APPROVED


APPROVALS		DATE	PROJECT		<div><div>Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA</div></div>	
ENG:	K Braun	--/--/--	00301			
DSN:	K Braun	--/--/--				
CHK:	n/a	--/--/--				
REFERENCE DOCUMENTS			TITLE		ENSEMBLE DEV KIT BOARD	
BOM:	250-00301					
ASSY DWG:	120-00301					
FAB DWG:	210-00301					
PCB DWG:	110-00301-D		SIZE	CAGE CODE	DWG NO.	REV
			B	none	220-00301	D
SCALE:			none	FILE NAME 3-CPUPower.SchDoc		SHEET 3 OF 12





REVISION	DESCRIPTION	DATE	APPROVED

APPROVALS		DATE	PROJECT		 <div>ALIF SEMICONDUCTOR</div>		Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA	
ENG:	K Braun	--/--	00301					
DSN:	K Braun	--/--						
CHK:	n/a	--/--						
REFERENCE DOCUMENTS			TITLE					
BOM: 250-00301			ENSEMBLE DEV KIT BOARD					
ASSY DWG: 120-00301			SIZE	CAGE CODE	DWG NO.		REV	
FAB DWG: 210-00301			B	none	220-00301		D	
PCB DWG: 110-00301-D			SCALE:	none	FILE NAME 4-CPUMipiXo.SchDoc		SHEET 4	OF 12




APPROVALS		DATE		PROJECT		 ALIF SEMICONDUCTOR		Alif Semiconductor	
ENG: K Braun		--/--/--		00301				7901 Stoneridge Drive	
DSN: K Braun		--/--/--						Suite 300	
CHK: n/a		--/--/--						Pleasanton, CA 94588 USA	
REFERENCE DOCUMENTS				TITLE <h1>ENSEMBLE DEV KIT BOARD</h1>					
BOM:		250-00301							
ASSY DWG:		120-00301							
FAB DWG:		210-00301							
PCB DWG:		110-00301-D							
SIZE		CAGE CODE		DWG NO.				REV	
B		none		220-00301				D	
SCALE:		none		FILE NAME				SHEET	
				5-Memory.SchDoc				5 OF 12	





Note: Signals HPx_x share with OSP11
Shunts need to be soldered before signal(s) is/are available

APPROVALS		DATE	PROJECT			Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA	
ENG:	K Braun	--/--	00301				
DSN:	K Braun	--/--		TITLE		ENSEMBLE DEV KIT BOARD	
CHK:	n/a	--/--					
REFERENCE DOCUMENTS				SIZE	CAGE CODE	DWG NO.	REV
BOM: 250-00301				B	none	220-00301	D
ASSY DWG: 120-00301				SCALE:	FILE NAME	7-IO Headers.SchDoc	
FAB DWG: 210-00301				none			
PCB DWG: 110-00301-D						SHEET	7 OF 12






Table 29: Mapping of the secondary interface pins						
Pin#	Name	I/O Type	Description	Connect to (secondary IF)		
				in SPI4W	in SPI3W	in I2C
2	ASDx	Digital I/O	Secondary Magnetometer interface	MOSI	SISO	SDA
3	ASCx	Digital I/O	Secondary Magnetometer interface	SCK	SCK	SCL
10	OCSB	Digital in	Secondary OIS interface	CSB	CSB	DNC
11	OSDO	Digital out	Secondary OIS interface	MISO	DNC	DNC

APPROVALS	DATE	PROJECT	220-00301		 Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA
ENG: K Braun	--/--/--	00301			
DSN: K Braun	--/--/--				
CHK: n/a	--/--/--				
REFERENCE DOCUMENTS		TITLE			
BOM: 250-00301		ENSEMBLE DEV KIT BOARD			
ASSY DWG: 120-00301		SIZE	CAGE CODE	DWG NO.	REV
FAB DWG: 210-00301		B	none	220-00301	D
PCB DWG: 110-00301-D		SCALE:	FILE NAME	SHEET	OF
		none	8-SensorsAndJTAG.SchDoc	8	12






Table 17. Serial Communication Block (SCB1) Configuration

Pin	Serial Port 1	Mode 0*	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6	Mode 7
		6-pin UART	4-pin UART	2-pin UART	SPI Master	SPI Slave	I ² C Master	I ² C Slave	JTAG Master
5	SCB1_0	RxD_1	RxD_1	RxD_1	MISO_IN_1	MISO_OUT_1	SCL_OUT_1	SCL_IN_1	TDO
6	SCB1_1	TxD_1	TxD_1	TxD_1	MOSI_OUT_1	MOSI_IN_1	SDA_1	SDA_1	TDI
7	SCB1_2	RTS#_1	RTS#_1	GPIO_12	SSEL_OUT_1	SSEL_IN_1	GPIO_12	GPIO_12	TMS
8	SCB1_3	CTS#_1	CTS#_1	GPIO_13	SCLK_OUT_1	SCLK_IN_1	GPIO_13	GPIO_13	TCK
9	SCB1_4	DSR#_1	GPIO_14	GPIO_14	GPIO_14	GPIO_14	GPIO_14	GPIO_14	TRST#
10	SCB1_5	DTR#_1	GPIO_15	GPIO_15	GPIO_15	GPIO_15	GPIO_15	GPIO_15	GPIO_15

*Note: Device configured in Mode 0 as default. Other modes can be configured via Cypress-supplied configuration utility.

APPROVALS
ENG: K Braun
DSN: K Braun
CHK: n/a

DATE
--/--

PROJECT
00301

ALIF SEMICONDUCTOR

Alif Semiconductor
7901 Stoneridge Drive
Suite 300
Pleasanton, CA 94588 USA

REFERENCE DOCUMENTS
BOM: 250-00301
ASSY DWG: 120-00301
FAB DWG: 210-00301
PCB DWG: 110-00301-D

SIZE
B

CAGE CODE
none

DWG NO.
220-00301


REV
D


TITLE
ENSEMBLE DEV KIT BOARD

SCALE: none

FILE NAME
10-Eth_FTDI.SchDoc

SHEET 10 OF 12



APPROVALS		DATE	PROJECT				Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA	
ENG: K Braun		--/--/--	00301					
DSN: K Braun		--/--/--						
CHK: n/a		--/--/--	TITLE		ENSEMBLE DEV KIT BOARD			
REFERENCE DOCUMENTS								
BOM: 250-00301								
ASSY DWG: 120-00301								
FAB DWG: 210-00301		SIZE B		CAGE CODE none	DWG NO. 220-00301		REV D	
PCB DWG: 110-00301-D		SCALE: none		FILE NAME 11-Click.SchDoc		SHEET 11	OF 12	

8 7 6 5 4 3 2 1

REVISION DESCRIPTION DATE APPROVED

F

E

D

C

B

A

8 7 6 5 4 3 2 1

U3C

E Series BGA GPIO

6[6E], 7[6E] P0_0 R19 P0_0 P8_0 B7 P8_0 P8_0 6[6B], 6[7B]
6[6E], 7[6E] P0_1 R13 P0_1 P8_1 C2 P8_1 P8_1 6[1F], 7[1E]
7[8E] P0_2 P0_2 R12 P0_2 P8_2 C3 P8_2 P8_2 7[3E]
6[1C], 7[8E] P0_3 P0_3 R11 P0_3 P8_3 A7 P8_3 P8_3 6[4F], 7[3E]
7[8E] P0_4 P0_4 R10 P0_4 P8_4 B4 P8_4 P8_4 6[1C], 7[3E]
7[8E] P0_5 P0_5 N15 P0_5 P8_5 J1 P8_5 P8_5 6[1C], 7[3E], 8[8B]
6[4F], 7[6E] P0_6 P0_6 P15 P0_6 P8_6 J2 P8_6 P8_6 6[4C], 7[1E], 8[7B]
7[6E], 8[4F] P0_7 R15 P0_7 P8_7 J1 P8_7 P8_7 6[4C], 7[1E], 8[7B]

6[4D], 7[6E] P1_0 R14 P1_0 P9_0 K2 P9_0 P9_0 6[4C], 7[1E], 8[8B]
6[4D], 7[6E] P1_1 M15 P1_1 P9_1 K1 P9_1 P9_1 6[1C], 7[1E]
7[8E] P1_2 L15 P1_2 P9_2 G5 P9_2 P9_2 6[1C], 7[3E]
7[8E] P1_3 K15 P1_3 P9_3 H5 P9_3 P9_3 6[1B], 7[3E]
6[1F], 7[8E] P1_4 M19 P1_4 P9_4 J5 P9_4 P9_4 6[1B], 7[3E]
6[1F], 7[8E] P1_5 L18 P1_5 P9_5 J1 P9_5 P9_5 6[6B], 6[7B]
6[7D] P1_6 L19 P1_6 P9_6 K5 P9_6 P9_6 6[6B], 6[7B]
7[6E] P1_7 J18 P1_7 P9_7 L5 P9_7 P9_7 6[6B], 6[7B]

6[7C] P2_0 K19 P2_0 P10_0 M2 P10_0 P10_0 6[6A], 6[7A]
6[7C] P2_1 K15 P2_1 P10_1 M1 P10_1 P10_1 6[6A], 6[7A]
6[7C] P2_2 J15 P2_2 P10_2 N1 P10_2 P10_2 6[6A], 6[7A]
6[7C] P2_3 H15 P2_3 P10_3 N2 P10_3 P10_3 6[6A], 6[7A]
6[7C] P2_4 G19 P2_4 P10_4 M5 P10_4 P10_4 6[7A]
6[7C] P2_5 H19 P2_5 P10_5 N5 P10_5 P10_5 6[1D], 7[3C]
6[7C] P2_6 H18 P2_6 P10_6 P5 P10_6 P10_6 6[1D], 7[3C]
6[7C] P2_7 J19 P2_7 P10_7 P1 P10_7 P10_7 6[7B]

6[7D] P3_0 B6 P3_0 P11_0 P2 P11_0 P11_0 6[1C], 7[1C]
6[7D] P3_1 A6 P3_1 P11_1 R1 P11_1 P11_1 6[1D], 7[1C]
6[7D] P3_2 E2 P3_2 P11_2 R2 P11_2 P11_2 6[1D], 7[3C]
6[4B], 7[8E] P3_3 G2 P3_3 P11_3 R5 P11_3 P11_3 6[1D], 7[3C]
6[6D], 7[8E] P3_4 F2 P3_4 P11_4 K8 P11_4 P11_4 6[1D], 7[3C]
6[6D], 7[8E] P3_5 F P3_5 P11_5 J9 P11_5 P11_5 6[1D], 7[3B]
7[6E] P3_6 V6 P3_6 P11_6 R6 P11_6 P11_6 6[1C], 7[1C]
6[5F], 7[6E], 8[7E] P3_7 L6 P3_7 P11_7 J9 P11_7 P11_7 6[1D], 7[1B]

6[1B], 6[5F], 7[6E], 8[7E] P4_0 F18 P4_0 P12_0 F19 P12_0 P12_0 6[4E], 7[1C]
6[5F], 7[3E], 7[6E], 8[7D] P4_1 B19 P4_1 P12_1 E18 P12_1 P12_1 6[4D], 7[1C]
6[5F], 7[8E], 8[7D] P4_2 C19 P4_2 P12_2 E15 P12_2 P12_2 6[4D], 7[3C]
6[5F], 7[8D], 8[7D] P4_3 B18 P4_3 P12_3 D18 P12_3 P12_3 6[4E]
6[5F], 7[8D], 8[7E] P4_4 B17 P4_4 P12_4 F5 P12_4 P12_4 6[4F]
6[5F], 7[8D], 8[7E] P4_5 A19 P4_5 P12_5 A10 P12_5 P12_5 6[4E]
6[5F], 7[8D], 8[7E] P4_6 A18 P4_6 P12_6 E5 P12_6 P12_6 6[4F]
6[5F], 7[6D], 8[7E] P4_7 B16 P4_7 P12_7 D2 P12_7 P12_7 6[4F]

6[4C], 7[8C] P5_0 A16 P5_0 P13_0 G18 P13_0 P13_0 7[1E]
6[4C], 7[8C] P5_1 B14 P5_1 P13_1 G15 P13_1 P13_1 7[1E]
6[4C], 7[8C] P5_2 E12 P5_2 P13_2 F15 P13_2 P13_2 7[3E]
6[4C], 7[3E] P5_3 B13 P5_3 P13_3 E13 P13_3 P13_3 7[3D]
6[4D], 7[3E] P5_4 E11 P5_4 P13_4 E14 P13_4 P13_4 7[3D]
6[7B] P5_5 E10 P5_5 P13_5 A17 P13_5 P13_5 7[3D]
6[1F], 7[1E] P5_6 B12 P5_6 P13_6 B15 P13_6 P13_6 7[1D]
6[7B] P5_7 B11 P5_7 P13_7 A15 P13_7 P13_7 7[1D]

6[1D], 7[1C] P6_0 A12 P6_0 P14_0 B9 P14_0 P14_0 7[6C]
6[1B], 7[1C] P6_1 E9 P6_1 P14_1 H2 P14_1 P14_1 7[6C]
6[4E] P6_2 A11 P6_2 P14_2 G1 P14_2 P14_2 7[8C]
7[1C] P6_3 B10 P6_3 P14_3 R7 P14_3 P14_3 7[8C]
6[4E] P6_4 E8 P6_4 P14_4 R8 P14_4 P14_4 7[8C]
7[3C] P6_5 E7 P6_5 P14_5 L11 P14_5 P14_5 7[8C]
6[4E] P6_6 E6 P6_6 P14_6 K12 P14_6 P14_6 7[6C]
6[4D], 7[1C] P6_7 A9 P6_7 P14_7 L12 P14_7 P14_7 7[6C]

6[4B], 7[6C] P7_0 B8 P7_0 P15_0 V2 P15_0 P15_0 6[1E], 7[1B]
6[4B], 7[6C] P7_1 B3 P7_1 P15_1 W2 P15_1 P15_1 6[1E], 7[1B]
6[6E], 7[3C] P7_2 D1 P7_2 P15_2 U2 P15_2 P15_2 6[1E], 7[3B]
6[6E], 7[3C] P7_3 A6 P7_3 P15_3 V1 P15_3 P15_3 6[1D], 7[3B]
6[4E] P7_4 T P7_4 P15_4 V3 P15_4 P15_4 6[1D], 7[3B]
6[1B], 7[3C] P7_5 T2 P7_5 P15_5 W4 P15_5 P15_5 6[1B], 7[3B]
6[6E], 7[1C] P7_6 U3 P7_6 P15_6 V4 P15_6 P15_6 6[7C], 7[1B]
6[6E], 7[1C] P7_7 U1 P7_7 P15_7 W5 P15_7 P15_7 6[7B], 7[1B]

Alif_E_Series_BGA194

APPROVALS DATE PROJECT 00301

ENG: K Braun --/--/--

DSN: K Braun --/--/--

CHK: n/a --/--/--

REFERENCE DOCUMENTS

BOM: 250-00301

ASSY DWG: 120-00301

FAB DWG: 210-00301

PCB DWG: 110-00301-D

SIZE B CAGE CODE none DWG NO. 220-00301 REV D

SCALE: none FILE NAME 12-CPU GPIO.SchDoc SHEET 12 OF 12

Alif Semiconductor
7901 Stoneridge Drive
Suite 300
Pleasanton, CA 94588 USA

ENSEMBLE DEV KIT BOARD

DWG NO. 220-00301 REV 12