




APPROVALS		DATE	PROJECT		 <div> <div>Alif Semiconductor</div> <div>7901 Stoneridge Drive</div> <div>Suite 300</div> <div>Pleasanton, CA 94588 USA</div> </div>	
ENG:	K Braun	--/--/--	00301			
DSN:	K Braun	--/--/--	PROJECT REVISION:		DOCUMENT REVISION:	DESIGN ITEM:
CHK:	n/a	--/--/--	Not in version control		Not in version control	
REFERENCE DOCUMENTS			<div>ENSEMBLE DEV KIT BOARD</div>			
BOM:	251-00301					
ASSY DWG:	121-00301					
FAB DWG:	211-00301					
PCB DWG:	110-00301-C					
SIZE	CAGE CODE	DWG NO.		REV		
B	none	221-00301				
SCALE:	FILE NAME	SHEET			OF	
none	2-PowerInput.SchDoc	2			12	

3A




THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION		DESCRIPTION	DATE	APPROVED




USB, MIPI CSI and DSI Interfaces






Crystal Oscillators and Test Pins


Reset Switch



APPROVALS		DATE	PROJECT		<div><div>ALIF SEMICONDUCTOR</div></div> <div>Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA</div>	
ENG:	K Braun	--/--/--	00301			
DSN:	K Braun	--/--/--	PROJECT REVISION:		DOCUMENT REVISION:	DESIGN ITEM:
CHK:	n/a	--/--/--			Not in version control Not in version control	
REFERENCE DOCUMENTS			TITLE <h1>ENSEMBLE DEV KIT BOARD</h1>			
BOM:	251-00301					
ASSY DWG:	121-00301					
FAB DWG:	211-00301					
PCB DWG:	110-00301-C					
SCALE:		none	FILE NAME	4-CPUMipiXo.SchDoc		SHEET 4 OF 12


THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUIM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION		DESCRIPTION		DATE	APPROVED



APPROVALS		DATE	PROJECT		 <div>Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA</div>	
ENG: K Braun		--/--/--	00301			
DSN: K Braun		--/--/--	PROJECT REVISION:		DOCUMENT REVISION:	DESIGN ITEM:
CHK: n/a		--/--/--			Not in version control Not in version control	
REFERENCE DOCUMENTS			TITLE <div>ENSEMBLE DEV KIT BOARD</div>			
BOM: 251-00301						
ASSY DWG: 121-00301						
FAB DWG: 211-00301						
PCB DWG: 110-00301-C						
SIZE	CAGE CODE	DWG NO.			REV	
B	none	221-00301				
SCALE:	none	FILE NAME			5-Memory.SchDoc	SHEET 5 OF 12



APPROVALS		DATE	PROJECT		 <div> Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA </div>	
ENG:	K Braun	--/--/--	00301			
DSN:	K Braun	--/--/--	PROJECT REVISION:		DOCUMENT REVISION:	DESIGN ITEM:
CHK:	n/a	--/--/--	Not in version control		Not in version control	
REFERENCE DOCUMENTS			<h1>ENSEMBLE DEV KIT BOARD</h1>			
BOM:	251-00301					
ASSY DWG:	121-00301					
FAB DWG:	211-00301					
PCB DWG:	110-00301-C					
SIZE	CAGE CODE	DWG NO.		REV		
B	none	221-00301				
SCALE:	FILE NAME	SHEET			OF	
none	7-IO Headers.SchDoc	7			12	

THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR HEREWITH IS THE PROPERTY OF ALTUM LIMITED AND MAY BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

REVISION	DESCRIPTION	DATE	APPROVED










Table 29: Mapping of the secondary interface pins

Pin#	Name	I/O Type	Description	Connect to (secondary IF)
2	ASDx	Digital I/O	Secondary Magnetometer interface	MOSI
3	ASCx	Digital I/O	Secondary Magnetometer interface	SCK
10	OCSB	Digital in	Secondary OIS interface	CSB
11	OSDO	Digital out	Secondary OIS interface	MISO

APPROVALS	DATE	PROJECT	221-00301	
ENG: K Braun	--/--	00301	ALIF SEMICONDUCTOR	
DSN: K Braun	--/--	PROJECT REVISION	Not in version control	
CHK: n/a	--/--	DOCUMENT REVISION	Not in version control	
REFERENCE DOCUMENTS		ENSEMBLE DEV KIT BOARD		
BOM: 251-00301		SIZE	CAGE CODE	DWG NO.
ASSY DWG: 121-00301		B	none	221-00301
FAB DWG: 211-00301		SCALE:	FILE NAME	REV
PCB DWG: 110-00301-C		none	8-SensorsAndJTAG.SchDoc	8 OF 12








Table 17. Serial Communication Block (SCB1) Configuration

Pin	Serial Port 1	Mode 0*	Mode 1	Mode 2	Mode 3	Mode 4	Mode 5	Mode 6	Mode 7
		6-pin UART	4-pin UART	2-pin UART	SPI Master	SPI Slave	I ² C Master	I ² C Slave	JTAG Master
5	SCB1_0	RxD_1	RxD_1	RxD_1	MISO_IN_1	MISO_OUT_1	SCL_OUT_1	SCL_IN_1	TDO
6	SCB1_1	TxD_1	TxD_1	TxD_1	MOSI_OUT_1	MOSI_IN_1	SDA_1	SDA_1	TDI
7	SCB1_2	RTS#_1	RTS#_1	GPIO_12	SSEL_OUT_1	SSEL_IN_1	GPIO_12	GPIO_12	TMS
8	SCB1_3	CTS#_1	CTS#_1	GPIO_13	SCLK_OUT_1	SCLK_IN_1	GPIO_13	GPIO_13	TCK
9	SCB1_4	DSR#_1	GPIO_14	GPIO_14	GPIO_14	GPIO_14	GPIO_14	GPIO_14	TRST#
10	SCB1_5	DTR#_1	GPIO_15	GPIO_15	GPIO_15	GPIO_15	GPIO_15	GPIO_15	GPIO_15

*Note: Device configured in Mode 0 as default. Other modes can be configured via Cypress-supplied configuration utility.

APPROVALS

DATE

PROJECT

00301

ENG: K Braun

DSN: K Braun

CHK: n/a

DATE

PROJECT REVISION

DOCUMENT REVISION

Not in version control

DESIGN ITEM

Not in version control

REFERENCE DOCUMENTS

BOM: 251-00301

ASSY DWG: 121-00301

FAB DWG: 211-00301

PCB DWG: 110-00301-C

SIZE

B

CAGE CODE

none

DWG NO.

221-00301

REV

SCALE

none

FILE NAME

10-Eth_FTDI.SchDoc

SHEET


10

OF

12


ENSEMBLE DEV KIT BOARD


Alif Semiconductor
7901 Stoneridge Drive
Suite 300
Pleasanton, CA 94588 USA



THIS DOCUMENT AND THE DATA DISCLOSED HEREIN OR
HEREWITH IS THE PROPERTY OF ALTIUM LIMITED AND MAY
BE FREELY DISTRIBUTED IN WHOLE. NO RIGHTS ARE
RESERVED OR EXPRESS OR IMPLIED WARANTEE GIVEN.

2		1	
REVISION	DESCRIPTION	DATE	APPROVED



APPROVALS		DATE	PROJECT	 <div>Alif Semiconductor 7901 Stoneridge Drive Suite 300 Pleasanton, CA 94588 USA</div>	
ENG: K Braun		--/--/--	00301		
DSN: K Braun		--/--/--	PROJECT REVISION: n/a	DOCUMENT REVISION: Not in version control	DESIGN ITEM: Not in version control
CHK: n/a		--/--/--	TITLE		
REFERENCE DOCUMENTS			ENSEMBLE DEV KIT BOARD		
BOM: 251-00301			SIZE	CAGE CODE	DWG NO.
ASSY DWG: 121-00301			B	none	221-00301
FAB DWG: 211-00301			SCALE: none	FILE NAME	12-CPU GPIO.SchDoc
PCB DWG: 110-00301-C			SHEET	12	OF 12