Search

Ensemble Datasheets

Complete technical description of functions and characteristics for Ensemble microcontrollers and fusion processors.

E1 Series Datasheet

(v2.9) MCU with single core up to 160MHz operation, secure enclave, many standard peripherals plus optional NPU accelerator up to 46 GOPS performance, and optional graphics subsystem.

E3 Series Datasheet

(v2.9) MCU with dual cores up to 160MHz and 400MHz operation, up to very large memory, secure enclave, many peripherals plus optional AI/ML NPUs accelerators up to 250 GOPS performance.

E5 Series Datasheet

(v2.9) Fusion Processor with triple cores up to 160MHz, 400MHz, and 800MHz operation capable of running combinations of Linux and/or RTOS, large memory, secure enclave, many peripherals, and AI/ML NPUs accelerators up to 250 GOPS performance.

E7 Series Datasheet

(v2.9) Fusion Processor with quad cores up to 160MHz, 400MHz, and 800MHz operation capable of running combinations of Linux and/or RTOS, large memory, secure enclave, many peripherals, and AI/ML NPUs accelerators up to 250 GOPS performance.

Production Silicon GPIO Pin Mux Options

(v1.3) This document describes the GPIO pin mux options and output grouping for the Gen 2 silicon.

X

(Required)
This field is for validation purposes and should be left unchanged.